Advanced programmable PLL design Very low Jitter and Phase Noise (< 40ps Pk-Pk typical) Two registers banks for 2-time programming. Output frequency up to 200MHz CMOS. Cr.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download